This review gives an overview of the recent progress in vacuum-based n-type transition metal oxide (TMO) thin film transistors (TFTs). Several excellent review papers regarding metal oxide TFTs in terms of fundamental electron structure, device process and reliability have been published. In particular, the required field-effect mobility of TMO TFTs has been increasing rapidly to meet the demands of the ultra-high-resolution, large panel size and three dimensional visual effects as a megatrend of flat panel displays, such as liquid crystal displays, organic light emitting diodes and flexible displays. In this regard, the effects of the TMO composition on the performance of the resulting oxide TFTs has been reviewed, and classified into binary, ternary and quaternary composition systems. In addition, the new strategic approaches including zinc oxynitride materials, double channel structures, and composite structures have been proposed recently, and were not covered in detail in previous review papers. Special attention is given to the advanced device architecture of TMO TFTs, such as back-channel-etch and self-aligned coplanar structure, which is a key technology because of their advantages including low cost fabrication, high driving speed and unwanted visual artifact-free high quality imaging. The integration process and related issues, such as etching, post treatment, low ohmic contact and Cu interconnection, required for realizing these advanced architectures are also discussed.
Introduction
Transition metal oxide (TMO) semiconductors with n-type conductivity have attracted enormous attention as a channel layer of pixel switching transistors in the area of active matrix devices, such as liquid crystal displays (LCDs) and organic light-emitting diodes (OLEDs), because they offer intriguing properties, such as high mobility, good transparency to visible light, low temperature process capability and relatively low fabrication cost compared to silicon-based semiconductors [1, 2] . In particular, the conduction band of TMO materials is associated with overlap of the ns orbitals of transition cations, such as zinc, indium and tin. Their non-directionality allows disordering-independent carrier mobility, low trap state density and good uniformity of the resulting TMO TFTs [3, 4] . The applications of flat-panel AM displays include mobile telephones, tablets, monitors, and televisions according to the panel size. Traditional amorphous Si (a-Si) and low temperature polycrystalline silicon (LPTS) backplanes are still the mainstream for such products. In the case of mobile telephones, the LPTS thin film transistors (TFTs) array is rapidly penetrating the high-end LCD and OLED products because they exhibit very high mobility (>80 cm 2 Vs −1 ), excellent electrical stability and good form factor. On the other hand, televisions, which have the largest market volume among the various applications, is driven by a-Si TFT arrays. This is due to the large size uniformity, scalability and low fabrication cost of a-Si backplane technology [5, 6] . The application of TMO electronics to practical products depends on the design specifications of each panel. For mobile applications, TMO TFTs with high mobility compatible to the LTPS counterpart need to be developed. Considering that the typical mobility of In 2 Ga 2 ZnO 7 TFTs is approximately 10 cm 2 Vs −1 in the manufacturing line, it is imperative to develop an advanced composition and device structure of TMO TFTs with high field-effect mobility (>30 cm 2 Vs −1 ), as shown in figure 1. Although higher mobility (>20 cm 2 Vs −1 ) can be achieved for In-rich IGZO films [7] [8] [9] , the reliable and production grade composition of the IGZO channel layer for TFTs is limited in the flat panel display industry. For the large size television applications, the most important aspect is the low fabrication cost. TMO TFTs can be fabricated without an intentional crystallization and ion doping process, which are essential processes for LPTS TFTs. Therefore, TMO TFTs are potentially attractive for low cost fabrication. The overall panel cost of flat panels is determined by the architecture of the TFTs, which can be classified as a bottom gate, top gate or coplanar structure. The most popular architecture of a-Si TFTs is a bottom gate structure (figures 2(a) and (b)), where the source/ drain electrode is formed on the semiconducting layer. In particular, the back-channel-etch (BCE) type is preferred due to the simplicity of the process and the lowest use of photomask steps (figure 2(b)). On the other hand, TMO TFTs, which have been studied thus far, are the etch stopper (ES) type because the TMO channel is attacked easily by S/D patterning damage (figure 2(a)). Therefore, the development of TMO TFTs with a BCE type is essential for reducing the fabrication cost.
High resolution (⩾200 ppi) and high frequency frame (⩾240 Hz) driving have become a megatrend for the next generation active-matrix (AM) displays, which enable a vivid image and a natural motion picture in the resulting display. On the other hand, these requirements shorten the scan line selection time, leading to insufficient charging (image error) in the storage capacitor of each pixel. To resolve this problem, Figure 1 . Required field-effect mobility to meet the trend towards ultra-high-definition and high frame rate driving in the next generation FPDs. extensive efforts are needed including high mobility, low resistance and low capacitance with the aim to reduce the resistive-capacitive (RC) delay (figure 1). In addition, undesirable visual artifacts, such as flicker and image sticking, etc, can be aggravated by the displacement current caused by parasitic capacitive coupling. In particular, the kick-back effect due to the parasitic capacitance of TFTs is the origin for the flicker and image sticking problem in AMLCD and AMOLED panels, respectively [10] . Therefore, the design and fabrication of TFT arrays with a low parasitic capacitance, such as a self-aligned coplanar structure, is also a technically important issue ( figure 2(c) ).
Several excellent review papers on TMO TFTs in terms of the fundamental electron structure, device process and reliability have been published [11] [12] [13] [14] . In this review, the novel channel composition and channel structure reported recently focused on the In-Zn-Sn-O (IZTO), zinc oxynitride (ZnON) semiconductor, double channel and hybrid composite channel. The sputtering technique is the most commonly used method for preparing TMO films because of its higher performance and superior electrical or photo stability compared to the counterpart of the solution-based processing. Kim et al recently reviewed solution processed TMO and related devices, which have the advantages of a simple process, low cost and high throughput [15] . Beside the traditional ES type device, BCE type TMO TFTs with the merit of process simplicity and short channel device are also addressed in terms of the etching, treatment, passivation and copper (Cu) line processes. Finally, the fabrication process and issues of TMO TFTs with a self-aligned coplanar structure are reviewed, which enables realization of a visual artifact-free image in the resulting AM displays.
Compositional approach for high performance TFT

Binary TMO semiconductor
Binary oxides, such as ZnO, In 2 O 3 and SnO 2 , have a wide band gap (>3.0 eV) and high electrical conductivity, which can be attributed to native defects, such as oxygen vacancies, cation interstitials, hydrogen, which act as shallow donors [16] [17] [18] . These oxides have high electron mobility even when they are amorphous, which originates from the intercalation of the ns orbital of the cations [19, 20] . For these reasons, these oxides have been considered widely as the base materials for amorphous semiconductors. Since the first report of ZnO TFTs by Hoffman et al [21] , the performance of ZnO TFTs have been improved steadily by optimizing the sputtering process or solution process [22] [23] [24] [25] . Recently, modification of the device structure, such as the vertical channel [26] and dual gate [27] , has been also reported using a ZnO semiconductor. On the other hand, ZnO is a polycrystalline material that is unsuitable as a channel material for TFTs because of its non-uniformity [1, 17, 28] . Therefore, the key issue for ZnO semiconductors is to obtain grain boundary-free uniform properties, which should not be compromised by any degradation of the high electron mobility, via a simple process. The extraordinary mobility of ∼120 cm 2 Vs −1 was previously reported for InO x TFTs with an organic dielectric. Despite this, these devices suffer from a large off-state current and low I on/off ratio of ∼10 5 presumably due to the high leakage current of the organic dielectric and/or the high conductivity of the InO x channel layer itself [29] .
Ternary TMO semiconductor
With the viewpoint of large area uniformity, the ternary TMO semiconductor would be promising because a multi-component cation system is immune to crystallization under a given processing condition. InZnO (IZO) is the representative ternary system. In 2 O 3 and ZnO have the bixbyite and wurtzite crystal structure, respectively. Owing to the different geometrical hindrances, the two components have also different cation coordination numbers, which allow the resulting IZO alloy to be an amorphous phase. In addition, the resistivity of IZO films varies dynamically from 10 −4 to 10 8 Ωcm by controlling the cation composition and cation/oxygen nonstoichiometry. This means that the IZO film can be used as either a transparent conducting electrode or channel layer of TFTs for FPD application [30] [31] [32] [33] . On the other hand, the IZO film exhibits a high free electron density (N e ) because of the easy formation of oxygen vacancy defects, which deteriorates the off-state current and photobias stability of the resulting IZO TFTs. For example, a high mobility of >100 cm 2 Vs −1 was reported for the IZO TFTs with a good I on/off ratio of 10 7 [34] , but the NBIS stability of the IZO TFTs was not studied. Recently, IZO TFTs with high mobility (>30 cm 2 Vs −1 ) have been reported (figure 3), where the photobias stability was reinforced by oxygen high pressure annealing [35] .
ZnSnO (ZTO) is another ternary class material that easily forms an amorphous phase. In contrast, the ZTO system is much cheaper than the IZO system. Therefore, there have been many reports regarding the promising performance of TFTs with a ZTO channel layer [36] [37] [38] [39] [40] [41] [42] [43] . The stability of ZTO TFTs was improved by either optimizing the Zn/Sn ratio [38] or controlling the passivation process [41] . On the other hand, it is difficult to pattern tin-rich ZTO by wet etching. Moreover, the device instability of ZTO TFTs under bias thermal stress (BTS), light illumination or negative bias illumination stress (NBIS) conditions require further improvement. ) is a key technical parameter for achieving highly stable TMO TFTs. In the case of binary or ternary TMO systems, moderate n-type doping can be controlled by the cation/anion non-stoichiometry or process optimization. An alternative approach is to introduce an extra component, which is called a carrier suppressor. Gallium (Ga) is a representative carrier suppressor for the IZO system. Nomura et al reported high performance TFTs with an IGZO channel, where N e was reduced by the Ga fraction [1] . This reduction of N e can be explained by the high ionic field strength of the Ga ion, which allows oxygen to be bound tightly and prevents the formation of oxygen vacancies [1, 20, 28, 44] . In the IGZO TFTs, the carrier mobility generally increased with increasing In content (decreasing Ga content), which can be explained by the increasing N e . Therefore, high mobility (>20 cm 2 Vs
) can be achieved for TFTs with an In-rich IGZO channel composition [7] [8] [9] . Many other carrier suppressors, which are similar to the Ga ion, have been suggested for IZO and ZTO. Hafnium (Hf) was proposed as an effective carrier suppressor for the IZO semiconductor [45] . The fabricated HIZO TFTs exhibited reasonable device performance with a field-effect mobility of ∼10 cm 2 Vs
, and high I on/off ratio of >10 8 . The photobias stability of the HIZO TFTs was improved further by either choosing a SiO 2 dielectric as a gate insulator [46] or adopting a double etch stop layer [47] . Park et al reported highly stable Zr-doped IZO (ZIZO) TFTs, where the ZrO 2 was introduced as a carrier suppressor [48] . The N e in the ZIZO films decreased from 4 × 10 16 cm −3 to 1 × 10 14 cm −3 with increasing Zr fraction. The ZIZO TFTs annealed at 350°C for 2 h. exhibited a field-effect mobility of 3.9 cm 2 Vs
, SS factor of 0.98 V/decade, V th of 1.6 V, and an I on /I off ratio of ∼10
7
. The constant current stress (I DS = 3 μA, V DS = 10 V, 60 h.) stability (ΔV th = 1.0 V) of the ZIZO TFTs was superior to that (ΔV th = 3.4 V) of IGZO TFTs. Titanium [49, 50] , aluminium [51, 52] , tantalum [53] , strontium [54] , barium [54] , scandium [55] , magnesium [56] , lanthanum [57] , and gadolinium [58] exhibit similar carrier suppressor behavior in the IZO-based system, as shown in figure 4 .
One promising composition toward high mobility in quaternary TMO materials is the IZTO semiconductor [59] . The role of the Sn cation is controversial. Sn 4+ acts as a mobility enhancer, which is similar to In 3+ . Therefore, the observed high mobility in the IZTO transistor can be explained by the efficient cooperative intercalation of the ns orbital of In 3+ and Sn 4+ cations. On the other hand, the metastable Sn 2+ ion can trap the carrier as tailing states in the forbidden band-gap of the IZTO semiconductor [60] . High temperature annealing under an oxidizing atmosphere favors the Sn 2+ to Sn 4+ transition in the TMO film. 2 Vs −1 and low SS factor of 0.2 V/decade were observed without a deterioration of the off-state drain current and V th value (I on/off ratio > 2 × 10 8 , V th ∼ 0.1 V) [61] . On the other hand, the introduction of a carrier suppressor in the IZO system tended to reduce the mobility of the TFTs (so called percolation conduction), even though it improved substantially the resistance of the TFTs against an external gate bias stress and photobias stability. The strong trade-off between the mobility and stability of TMO TFTs will be described in the next section.
Oxynitride semiconductor
The cation composition has been modified mainly to improve the stability of TMO TFTs under bias and illumination stress. An entirely different approach was proposed using ZnON as a channel layer [62, 63] . The substitution of an oxygen anion with a nitrogen anion in ZnO reduces the energy band gap of ZnON to 1.3 eV, which eliminates the oxygen deficient- related deep levels near the valence band maximum. Therefore, the photobias stability of the resulting ZnON TFTs becomes comparable to that of the LTPS TFTs (figure 6) [63] . Simultaneously, a high mobility of >40 cm 2 Vs −1 can be achieved due to the effective small electron mass in ZnON films. On the other hand, the severe stretch-out of the subthreshold drain current suggests the existence of huge tailing trap states that need to be resolved.
Advanced architecture for high performance TFTs
Double channel structure
In a-IGZO system, the wave function of the ns orbital of In 3+ overlaps first and forms delocalized states in the conduction band because the indium ion has the largest ionic size among the various cations. The increasing In content in the a-IGZO film gives rise to a simultaneous increase in Hall mobility and N e , which can be explained by the formation of shallow oxygen vacancies that is facilitated by increasing the coordination number of In ions around a given oxygen atom. In particular, the proportional relationship between the carrier density and mobility can be understood by a so-called percolation conduction mechanism. This means that the enhancement in the field-effect mobility by increasing In content normally accompanies the serious degradation in both off-state drain current and I on/off ratio in the IGZO TFTs. This tradeoff relation limits the use of the In fraction to achieve high mobility. The photo bias stability of metal oxide TFTs can also be aggravated seriously by the increasing In fraction. Most oxygen vacancies except for a few oxygen vacancy species were calculated to be an inactive and deep state in the forbidden energy gap of IGZO materials [2] . The exposure of photons (>2.2 eV) on the IGZO material causes the photoionization of neutral oxygen vacancies (V O ) to meta-stable positively-charged oxygen vacancies (V O 2+ ). During the photoionization process, the two electrons (V O → V O 2+ + 2e − ) released gives rise to photon-induced electron doping, which results in a negative shift of V th in the IGZO TFTs [11] . Therefore, achieving a high field-effect mobility without the degradation of photobias stability is a challenge. As an alternative approach, the double-channel structure can provide a solution to the adverse tradeoff between the field-effect mobility and photo-bias stability [64] [65] [66] [67] [68] .
All double-channel devices studied had a bottom gate and top contact configuration. The channel layer consisted of a front layer and back layer. The front channel layer inserted between the gate dielectric film and back channel layer plays the role of the mobility booster, whereas the back channel layer strengthens the resistance of the TFTs to external gate bias and light stress. Therefore, the physical thickness (t int ) and N e of the interfacial front layer is a critical factor for determining the overall device performance of the double channel TFTs. A reasonable window for the interfacial layer in terms of the t int and N e values can be expected, which does not cause any degradation of the V th and I off parameters. Given that the N e of the interfacial channel layer is much larger than that of the back channel layer, it can be assumed that the V th and I off values for the double channel TFTs are determined by the conducting front layer. First, to sustain the low I off value, the t int value should be smaller than the depletion thickness (
, where ε 0 is the vacuum permittivity, K s is the relative dielectric constant of a semiconductor, ϕ s is the channel surface bending and q is the elementary charge), which corresponds to guide line (i) in figure 7 . Second, the total number (q(t int )N e ) of free electrons in the channel must be less than the number of charge carriers (Q G ) induced by the gate dielectric capacitor (Q G = C i V GS = ε 0 K GI V GS |t GI , where K s is the relative dielectric constant of the gate insulator, and t GI is the gate insulator thickness), which determines guide line (ii). The t int -dependent N e values should belong to the shaded area for the sui- This suggests that the conducting interfacial IZO or ITO between IGZO and the SiO 2 film induces the high mobility of the resulting TFTs. The thickness of the conducting IZO or ITO layer should be controlled carefully because the thick IZO or ITO layer (>8 nm) in the double channel TFTs can cause a huge negative V th value [64] . The concept of a conducting channel path as an enabler of high mobility was confirmed in the IGZO TFTs with a buried channel of the GZO film [65] . The insertion of a conducting GZO film with a carrier density of 3.9 × 10 19 cm −3 between the semiconducting IGZO and SiO 2 dielectric film allowed enhanced mobility and better positive bias stress (PBS) stability of the resulting TFTs compared to those of the TFTs with a single IGZO channel. The result of a device simulation indicated that the screening length of the buried channel device was smaller than that of the single IGZO device when the positive gate voltage was applied. The insensitive surface potential variation near the channel region of the buried channel device resulted in less trapping of the charge carriers, which allowed better PBS stability of the resulting TFTs.
The thickness effect of the thin front ITO film on the transporting property and PBS/negative gate bias stress (NBS) induced instability in the double-channel Zn 0.7 Sn 0.3 O (ZTO)/In 0.9 Sn 0.1 O(ITO) TFTs was investigated in detail. The PBS and NBS stability as well as the mobility of the ZTO/ ITO TFTs were improved with increasing t int (⩽3.5 nm) compared to those of the single channel ZTO device, which was attributed to a decrease in the effective interfacial trap density. The ZTO/ITO(4.5 nm) TFTs, however, suffered from inferior NBS stability to that of single channel ZTO TFTs, whereas their mobility was enhanced further to 45 [68] . On the other hand, the fundamental and puzzling question is why the optimal front channel thickness (t int ) for high performance TFTs without an accompanying deterioration of the BTS stability was (IZO) has a ∼0.3 eV larger formation energy of oxygen vacancies than IZO. Therefore, the in-diffusion of Sn ions to the front IZO layer during thermal annealing can allow the high resistance of the resulting TFT against NBIS. Nevertheless, the double channel device with a thick front IZO layer would exhibit inferior NBIS stability due to the limited diffusion length of Sn (3 ∼ 5 nm) [69] . This double channel approach can be a solution to resolving the tradeoff between the high mobility and stability. On the other hand, the optimal thickness of the front indium-rich TMO layer is so small that it would be a challenge to secure the thickness uniformity of the front layer over the large size glass substrate. In this regard, the development of a novel deposition technique, such as atomic layer deposition, should be considered.
TFTs with a multiple channel structure consisting of 7 pairs of In 2 O 3 /Ga 2 O 3 showed high mobility (51.3 cm 2 Vs −1 ) and I on/off ratio (10 8 ), which was attributed to the reduction in the subgap states [70] . The TFT with a superlattice channel consisting of a ZnO/Al 2 O 3 stack was reported to exhibit better transporting and gate bias stress stability than those with a single ZnO channel, as shown in figure 10 . The superior performance of the ZnO/Al 2 O 3 superlattice TFTs was attributed to the quantum confinement effect, improved crystallinity of the ZnO channel and passivation effect of the Al 2 O 3 film [71] .
The electrical properties of the TMO semiconductor can be tailored by adopting a composite structure. The hybrid channel structure consisting of sol-gel processed In 0.50 Zn 0.50 O/single-walled carbon nanotube (SWNT) was used to produce high performance, flexible TFTs. This composite channel device exhibited a high mobility of 140 cm 2 Vs −1 , whereas a high I on/off ratio of ∼10 7 was maintained [72] . The reason for the high mobility is that the SWNTs in a composite channel provide a fast carrier path owing to their ballistic transporting properties. Similar to the composite approach, nanometer dot doping (NDD) in the In 1/3 Ga 1/3 Zn 1/3 O film allowed an increase in the conductivity of the channel layer and thus the carrier mobility of the resulting IGZO TFTs [73] . The coating of a self-organized polystyrene sphere and subsequent etching of the IGZO channel allowed a porous gate structure, which was used for the mask. The structure was treated with Ar plasma through a porous gate mask to increase the conductivity of the IGZO channel layer. This NDD on the IGZO channel region rendered a high mobility of 79.0 cm 2 Vs −1 in the resulting TFTs, which can be attributed to the NDD-induced barrier lowering effect on the percolation conduction mechanism.
The tailing states near conduction band minimum of IGZO are believed to originate mainly from atomic disordering. The excess oxygen or loosely bound oxygen species in the IGZO material can give rise to a substantial increase in the tailing state distribution. Zan et al reported an exceptionally high mobility of ∼100 cm 2 Vs −1 in amorphous In 1/3 Ga 1/3 Zn 1/3 O TFTs by capping the Ca/Al layer with subsequent stabilization in air [74] . The strong reduction power of the Ca film on the IGZO surface caused the elimination of interstitial oxygen defects in the IGZO channel, leading to a decrease in the tailing defect states. Interestingly, this high mobility in IGZO TFTs was achieved without compromising the SS factor or the I on/off ratio. The device stored for 50 days in air exhibited a mobility of 105.7 cm 2 Vs −1 , SS factor of 0.12 V/decade and I on/off ratio of 9 × 10 8 , corresponding to the state-of-art characteristics in any TMO TFT ( figure 11 ). Figure 12 shows the benchmark plot between the field-effect mobility and I on/off ratio for various TMO TFTs. Because the values of the higher field-effect mobility would be compromised somewhat by the lower I on/ off ratios for various TMO TFTs, the regions of the TFTs satisfying the high mobility (>30 cm 2 Vs −1 ) and I on/off ratio (⩾10 8 ) are still limited. Note that some of the TMO TFTs referred in this section were not properly passivated. The adoption of a high quality passivation layer on the bare channel layer would further improve the PBS, NBS and NBIS stability of the resulting TMO TFTs [11, 75, 76] .
BCE architecture for low fabrication cost
Bottom gate and ES type TMO TFTs exhibited good uniformity and stability as well as reasonable field-effect mobility because the electrical degradation of the channel properties, which is caused by physical and/or chemical damage during patterning of the source/drain (S/D) data line, can be prevented by the existing ES layer beneath the S/D metal film. This ES type device, however, has the drawback of relatively high processing cost and the difficulty in fabricating a short channel device. Compared to the BCE type structure, the ES type device requires additional deposition of an ES layer by PECVD as well as patterning by photo-mask lithography and etching. In addition, the existence of an ES layer on TMO semiconductor layer limits the definition of a short channel device due to the misalignment margin of the gate-to-ES or the source/ drain-to-ES. The panel design with a bezel-free good form factor necessitates the addition of driver integration on the circuit peripheral region of the same panel, which requires the design of short channel (<2 μm) TFTs. For two main reasons, there is strong demand for BCE type TMO TFTs.
The S/D metal film on the channel layer should be overetched during the patterning process of the S/D electrode line. The fabricated device showed simple conducting behavior because of the residual metallic components on the channel back surface. Dry etching or/and wet etching methods are used to pattern the S/D metal line. For a high-resolution AM display, dry etching would be preferred due to the ability of an anisotropic etching profile with good overlay accuracy. The first BCE IGZO TFTs-driven four inch AMOLED panel was fabricated by dry etching of the Mo S/D film on the IGZO contact layer using fluorine-based plasma [77] . On the other hand, the effects of plasma-based dry etching on the degradation of the resulting BCE IGZO TFTs was not addressed in detail. Park et al reported the effects of a N 2 O plasma treatment and passivation layer on the device performance of the BCE IGZO TFTs [78] . The Mo S/D electrode was patterned by dry etching using a SF 6 /O 2 gas mixture. The transfer characteristics of the BCE IGZO TFTs were adversely affected by etching-induced damage. The SS factor and I off value were degraded to 1.0 V/decade and 10 −11 A, respectively. This deterioration was attributed to the formation of oxygen loss and 3 nm thick in segregation, which might result from the selective removal of oxygen ions with the larger coordination number of the In cation. The device performance of the IGZO TFTs is also strongly dependent on the deposition conditions of the SiO 2 passivation layer. A huge hydrogen concentration, originating from the SiH 4 precursor, can be incorporated into the PECVD-derived SiO 2 film. Because hydrogen often acts as a shallow donor center in IGZO films, the thermal diffusion of hydrogen to the IGZO channel layer during post annealing results in metallic behavior of the resulting TFTs, as shown in figure 13(a) . The switching property of the TFTs was improved substantially by the post treatment of N 2 O plasma on the damaged channel surface, which supplied oxygen species near the IGZO back surface region and prevented the invasion of hydrogen from the SiO 2 passivation layer. Therefore, the N 2 O treated device exhibited a high mobility of 37.0 cm 2 Vs −1 , low SS of 0.25 V/ decade and low I off of 10 −13 A ( figure 12(b) ). The switching property and BTS induced stability of dry etching-based BCE IGZO TFTs can be improved further by optimizing the N 2 O plasma treatment, deposition conditions and post annealing of the SiO 2 passivation layer [79] .
The wet etching technique has the merits of low processing cost and relatively high throughput compared to dry etching. The selection and formulation of the wet etchant is of prime importance because ZnO-based oxide materials are etched too easily in weak acid. The effects of a HNO 3 -based etchant and H 2 O 2 -based etchant on the performance of the IGZO TFTs with a Mo S/D electrode were compared [80] . The BCE IGZO TFTs using the HNO 3 -based etchant showed an inferior SS factor (1.22 V/decade) and more negative V th value (1.8 V), indicating the formation of substantial etchinginduced trap states near the IGZO back surface. From the O1s XP spectra, the oxygen-deficient region on the IGZO back surface was confirmed to have been created, which can be attributed to the surface reaction of IGZO films with a strong reducing agent containing H + ions (pH < 1). In contrast, the H 2 O 2 -based etchant-patterned BCE IGZO device exhibited better switching characteristics: reasonable mobility of 13 cm 2 Vs −1 , lower SS value of 0.74 V/decade and higher V th of 2.6 V. The comparable performance using the H 2 O 2 -based etchant was previously reported for BCE IZO TFTs [81] . Therefore, the use of a H 2 O 2 -based etchant for patterning the S/D line in the BCE TMO TFTs would be a better choice than that of the HNO 3 -based etchant.
Recently, wet etching using a H 2 O 2 -based etchant and subsequent SF 6 plasma treatment to remove the wet-etching residues was attempted for BCE IZO TFTs with the Mo S/D electrode. The resulting BCE-type IZO TFTs exhibited stable behavior against external BTS applications: the V th shift was only 0.25 and −0.2 V under PBS and NBS conditions (V GS = ±30 V, V DS = 0 V @60 C, 12 h), respectively [82, 83] .
Although the TMO TFTs with Mo film as the S/D electrode have been studied intensively, there are a paucity of reports regarding the BCE processing for the Cu-contacted TMO TFTs. This needs to be investigated in the near future. Furthermore, the photo-bias instability of Cu contacted BCE TMO TFTs should be compared with its ES TMO TFT counterpart [84] . A future study should examine whether the reliability of BCE type TMO TFTs can be comparable to that of ES type TMO TFTs. Because TMO materials are vulnerable to various wet etchants and solvents as well as to ionic bombardment under a plasma ambient, the in-depth degradation chemistry of the underlying TMO materials during S/D patterning needs to be understood clearly. Obviously, the stoichiometry deviation and unwanted impurities near the back surface of the TMO films should be either eliminated or inactivated by developing novel post treatments or processing prior to the formation of a passivation layer, which would allow the ES type compatible reliability of the resulting ES type TMO TFTs.
3.3. Self-aligned coplanar architecture Figure 14(a) shows the equivalent unit pixel circuit for AMLCD. When the scan signal switches from the turn-on state to the turn-off state, the pixel suffers from a certain voltage drop (ΔV P ) due to capacitive coupling caused by the parasitic gate-to-source capacitance (C GS ) ( figure 14(b) ). The 
where C LC is the capacitance of the liquid crystal, C SC is the capacitance of the storage capacitor and ΔV G is the voltage swing of the scanning line. The imbalance in V P with frame inversion driving gives rise to flicker or image sticking, which is called the 'kickback effect' [85] . The kickback effect induces a similar image sticking problem in the panel driving of AMOLEDs. To reduce the kickback effect, the storage capacitance in one pixel should be increased. On the other hand, the higher resolution design renders a smaller unit pixel area, which limits the maximum storage capacitance.
The best way to eliminate the kickback effect is to adopt a self-aligned coplanar architecture. Although many studies of the staggered or inverted staggered structures of TMO TFTs have been reported, there are only a few reports of TMO TFTs with a self-aligned coplanar device. Morosawa et al reported the fabrication of IGZO TFTs with a self-aligned coplanar device for the first time [86] . Figure 2 (c) shows a schematic cross-section of a self-aligned coplanar TFT. In terms of device operation, the modulation of the gate fieldinduced conductance in metal-insulator-semiconductor (MIS) capacitors is similar to that of the bottom gate configurations, such as BCE and ES structure. On the other hand, the charge carrier injection from the source to channel layer is limited due to a lack of overlap of the gate electrode and source electrode. Therefore, a key process in the self-aligned structure is to form a metal access layer, which is denoted by the pink color in figure 2(c) . Although selective ion doping via the gate electrode and subsequent activation process are well established for coplanar LPTS TFTs, ion doping is unavailable for TMO TFTs. The authors introduced a metal reaction method to form a metallic IGZO access region ( figure 15 ). The underlying mechanism is based on the thermodynamic equilibrium reaction between the capping metal layer and underlying IGZO layer. Two types of 5 nm thick capping layers, such as Ti and Al, were deposited by dc magnetron sputtering after patterning the gate line (see figure 15(b) ). Subsequent thermal annealing in oxygen ambient at 300°C caused the conversion from a metallic Al (Ti) film to an Al 2 O 3 (TiO 2 ) film. During the metal reaction, the formation of Al 2 O 3 near the Al/IGZO interface consumed the oxygen species from the back surface IGZO film, which gives rise to the creation of metallic IGZO due to an oxygen deficiency. The resulting self-aligned coplanar IGZO TFTs with a Mo/Al/ IGZO contact stack exhibited a high mobility of 21.4 cm 2 Vs −1 and a low contact resistance (R C ) of 2 Ωcm, indicating good ohmic contact. The R C value of 2 Ωcm was much smaller than those (20 ∼ 100 Ωcm) reported for the bottom gate IGZO TFTs [87, 88] . Hydrogen doping of the TMO layer can be used to form a metallic access layer. SiO 2 or SiN x containing a large concentration of hydrogen species was deposited after patterning the gate bus line. During post deposition annealing, hydrogen diffuses in the S/D contact region of the IGZO layer, where the hydrogen incorporated in IGZO acts as a shallow donor. Therefore, the S/D contact region of IGZO converts to the metallic state, leading to ohmic contact between IGZO and the S/D electrode [89, 90] . The switching speed of the inverters based on the self-aligned coplanar a-IGZO TFTs was quite high (∼1.25 MHz), which was attributed to the small parasitic capacitance and high mobility of 23.3 cm 2 Vs −1 [90] . Finally, a plasma treatment, such as Ar, NH 3 etc, can be used for the formation of a metallic access region. As mentioned earlier, energetic ion bombardment, such as Ar radicals during plasma treatment, causes an oxygen-deficient region near the back channel surface of the TMO film, which results in a metallic region, presumably due to V O -induced free electron generation [91] .
Self-aligned coplanar TFTs with a channel layer of a-IZO electrode instead of a-IGZO was reported to have a high mobility of 157 cm 2 Vs −1 , low SS factor of 0.19 V/decade and good electrical reliability (figure 16) [92] . The N 2 O plasma treatment facilitated a transition from the conducting IZO film to a semiconducting IZO due to the elimination of oxygen vacancies near the IZO back surface. Ohmic contact between the Mo S/D electrode and IZO channel layer was achieved by an Ar plasma treatment on the S/D contact region of the IZO film. Remarkably, the V th shift of the fabricated self-aligned device was ∼0 and 1.0 V under severe NBIS and PBIS conditions (∼3000 cd m −2 , V GS,ST = ±20 V, V DS,ST = 10 V @ 60°C, 11 000 s), respectively.
The first self-aligned coplanar IGZO-driven AMOLED panel was demonstrated by Sony Inc., where a metallic access region was formed using an Al metal reaction method.
( figure 17(a) ) [86] . , a contrast ratio of 1 000 000:1 and a color gamut of 96%. In 2013, Bae and coworkers from LG display Inc. demonstrated a prototype of a 13.1 inch AMOLED panel that was driven by self-aligned coplanar IGZO TFTs ( figure 17(b) , 0.12 V/ decade and 0.92 V, respectively [93] .
Cu process for low resistance S/D data line
The charging error in the storage capacitor of each pixel during the selection time increased with increasing resolution, frame rate and panel size, which gives rise to the shading effect and image distortion in the resulting display. To reduce this RC delay, the development of the gate and S/D interconnection process with a low resistivity as well as high mobility TFTs is essential. In this regard, the Cu metallization process in conjunction with the IGZO or non-IGZO semiconductor has been studied. In the case of the Cu gate line, the transitional process consisting of a Cu film, adhesion and/or diffusion barrier can be adopted in a straightforward manner because the Cu gate process is well proven in a-Si and LPTS technology. On the other hand, the application of a Cu film as the S/D data line satisfies the following requirements including good adhesion, excellent diffusion barrier properties and low ohmic contact between the TMO channel and Cu film.
The directly contacted device between the Cu electrode and IGZO channel suffers from the well-known Cu diffusion problem during elevated thermal annealing [94] . The humplike behavior in the transfer characteristics of the Cu TFTs became dominant with increasing V DS , which is believed to have originated from the electro-migration of Cu impurities along the channel length direction. The Cu impurity in the IGZO channel causes the creation of tailing trap states and deep states. From a comparative study of IGZO TFTs with an Al, Mo and Cu S/D electrode, the Cu contacted TFTs exhibited an inferior SS factor (∼1.0 V/decade) to those (∼0.5 V/decade) of Al or Mo contacted TFTs [95] . This can be explained by the inter-diffusion of Cu impurities into the IGZO channel region, which was confirmed by TOF-SIMS analysis. Therefore, the common feature of Cu-contaminated TFTs was the phenomena of severe stretch-out in the subthreshold drain current due to the additional creation of Cu-related tailing states and deep states in the IGZO channel region [96] . Therefore, the diffusion barrier to prevent Cu diffusion should be inserted between the Cu electrode and TMO channel layer.
Refractory metals, such as Ti, Mo, Cr, Ta or Mo-Ti alloy, can be used as a potential diffusion barrier and adhesion promoter for Cu-contacted TMO TFTs [97] . For example, the introduction of a Ta-diffusion barrier between the Cu electrode and ZTO channel layer can suppress the inter-diffusion of Cu impurities into the channel region during thermal annealing. The resulting Ta-inserted ZTO TFTs showed better switching properties than that of the Cu TFTs without a diffusion barrier: the mobility and SS factor were improved from 13.2 cm 2 Vs 
Conclusions
Vacuum-based n-type TMO TFTs have begun to penetrate as the backplane technology in commercial flat panel displays, such as AMLCD and AMOLED displays owing to their superior device properties and low fabrication cost, which is comparable to those of their silicon-based counterparts. To accelerate the implementation of TMO TFTs, a high mobility (>30 cm 2 Vs −1 ) and low parasitic capacitance device architecture should be developed to compete with LPTS TFTs. Recently, various channel compositions, double channels or composite structures as approaches to achieving high mobility have been proposed. These approaches showed LPTS-compatible high mobility. On the other hand, the electrical reliability including the PBS, NBS, NBIS and hot carrier effect etc are not completely understood, which should be addressed in the near future. In terms of the device architecture, the current ES type bottom gate TMO TFTs is expected to be replaced by the BCE-type bottom gate and/or the self-aligned coplanar structure with a Cu interconnection because these structures have the merit of low cost fabrication, short channel device and low parasitic capacitance. Because the TMO composition and structure for high mobility (>30 cm 2 Vs −1 ) should be compatible with advanced architectures, the issues related to the unit process and device integration for this purpose will become a major research topic. 
